![Figure 3 from Plasma inducted wafer arcing in back-end process and the impact on reliability | Semantic Scholar Figure 3 from Plasma inducted wafer arcing in back-end process and the impact on reliability | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/05a68d2e3af388d16cb8fb83881c904c0c0c5863/2-Figure3-1.png)
Figure 3 from Plasma inducted wafer arcing in back-end process and the impact on reliability | Semantic Scholar
![Coatings | Free Full-Text | Performance Analysis of the Self-Pumping Hydrodynamic Mechanical Seal with a Conical Convergent Diffuser Groove Coatings | Free Full-Text | Performance Analysis of the Self-Pumping Hydrodynamic Mechanical Seal with a Conical Convergent Diffuser Groove](https://pub.mdpi-res.com/coatings/coatings-12-01058/article_deploy/html/images/coatings-12-01058-g001.png?1658995588)
Coatings | Free Full-Text | Performance Analysis of the Self-Pumping Hydrodynamic Mechanical Seal with a Conical Convergent Diffuser Groove
![SEMICONDUCTOR DEVICE WITH SEAL RING WITH EMBEDDED DECOUPLING CAPACITOR - diagram, schematic, and image 01 SEMICONDUCTOR DEVICE WITH SEAL RING WITH EMBEDDED DECOUPLING CAPACITOR - diagram, schematic, and image 01](https://www.patentsencyclopedia.com/img/20130119449_01.png)
SEMICONDUCTOR DEVICE WITH SEAL RING WITH EMBEDDED DECOUPLING CAPACITOR - diagram, schematic, and image 01
![Seal ring bonding structures Patent Grant Low , et al. October 20, 2 [VANGUARD INTERNATIONAL SEMICONDUCTOR SINGAPORE PTE. LTD.] Seal ring bonding structures Patent Grant Low , et al. October 20, 2 [VANGUARD INTERNATIONAL SEMICONDUCTOR SINGAPORE PTE. LTD.]](https://uspto.report/patent/grant/10811361/US10811361-20201020-D00001.png)
Seal ring bonding structures Patent Grant Low , et al. October 20, 2 [VANGUARD INTERNATIONAL SEMICONDUCTOR SINGAPORE PTE. LTD.]
![PDF] Investigation on seal-ring rules for IC product reliability in 0.25-mum CMOS technology | Semantic Scholar PDF] Investigation on seal-ring rules for IC product reliability in 0.25-mum CMOS technology | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/d9119e2e946e230a24641e17dd4e58f2f99689d4/2-Figure2-1.png)
PDF] Investigation on seal-ring rules for IC product reliability in 0.25-mum CMOS technology | Semantic Scholar
![Metal‐bonding‐based hermetic wafer‐level MEMS packaging technology using in‐plane feedthrough: Hermeticity and high frequency characteristics of thick gold film feedthrough - Moriyama - 2019 - Electrical Engineering in Japan - Wiley Online Library Metal‐bonding‐based hermetic wafer‐level MEMS packaging technology using in‐plane feedthrough: Hermeticity and high frequency characteristics of thick gold film feedthrough - Moriyama - 2019 - Electrical Engineering in Japan - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/821e7117-6aa6-4def-917f-00d43c4f5c35/eej23193-fig-0001-m.jpg)
Metal‐bonding‐based hermetic wafer‐level MEMS packaging technology using in‐plane feedthrough: Hermeticity and high frequency characteristics of thick gold film feedthrough - Moriyama - 2019 - Electrical Engineering in Japan - Wiley Online Library
![US9728474B1 - Semiconductor chips with seal rings and electronic test structures, semiconductor wafers including the semiconductor chips, and methods for fabricating the same - Google Patents US9728474B1 - Semiconductor chips with seal rings and electronic test structures, semiconductor wafers including the semiconductor chips, and methods for fabricating the same - Google Patents](https://patentimages.storage.googleapis.com/49/4a/ec/c5927b01fdceeb/US09728474-20170808-D00000.png)